

BEST AVAILABLE COPY

1B 05/050026



INVESTOR IN PEOPLE

**PRIORITY
DOCUMENT**

SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)

REC'D 07 JAN 2005

WIPO

PCT

The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.


Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

H. Behan

Dated

1 November 2004



Patents Form 1/77


Patents Act 1977
(Rule 16)

The
Patent
Office

07JAN04 E863531-1 002879
P01/7700 0.00-0400209.3 NONE

1/77

Request for grant of a patent
(See notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)



The Patent Office

Cardiff Road
Newport
Gwent NP10 8QQ

1. Your reference
PHGB040004GBP

2. Patent application number
(The Patent Office will fill in this part)

0400209.3

07 JAN 2004

3. Full name, address and postcode of the or of each applicant *(underline all surnames)*

KONINKLIJKE PHILIPS ELECTRONICS N.V.
GROENEWOUDSEWEG 1
5621 BA EINDHOVEN
THE NETHERLANDS
07419294001

Patents ADP Number *(if you know it)*

If the applicant is a corporate body, give the country/state of its incorporation

THE NETHERLANDS

4. Title of the invention
LIGHT EMITTING DISPLAY DEVICES

5. Name of your agent *(if you have one)*

"Address for service" in the United Kingdom to which all correspondence should be sent *(including the postcode)*

Philips Intellectual Property & Standards
Cross Oak Lane
Redhill
Surrey RH1 5HA

Patents ADP number *(if you know it)*

08359655001

If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and *(if you know it)* the or each application number

Country	Priority Application number	Date of filing
---------	-----------------------------	----------------

If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application	Date of filing <i>(day/month/year)</i>
-------------------------------	---

Is a statement of inventorship and of right to grant of a patent required in support of this request? *(Answer "Yes" if:*

YES

- a) any applicant named in part 3 is not an inventor, or
 - b) there is an inventor who is not named as an applicant, or
 - c) any named applicant is a corporate body.
- See note (d))

Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form.
Do not count copies of the same document.

Continuation sheets of this form

Description	10
Claims(s)	3
Abstract	1
Drawings	4 only

10. If you are also filing any of the following, state how many against each item:

Priority Documents

Translations of priority documents

Statement of inventorship and right

to grant of a patent (*Patents Form 7/77*)

Request for preliminary examination and
search (*Patents Form 9/77*)


Request for substantive examination
(*Patents Form 10/77*)

Any other documents

(*Please specify*)

11. I/We request the grant of a patent on the basis of this application.

Signature



Date

6/1/04

12. Name and daytime telephone number of
person to contact in the United Kingdom

01293 81 5280

P L WILLIAMSON

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- d) If you have answered "Yes" Patents Form 7/77 will need to be filed.
- e) Once you have filled in the form you must remember to sign and date it.
- f) For details of the fee and ways to pay please contact the Patent Office.

DESCRIPTION

LIGHT EMITTING DISPLAY DEVICES

This invention relates to light emitting display devices, for example
5 electroluminescent displays, particularly active matrix display devices.

Matrix display devices employing electroluminescent, light-emitting,
display elements are well known. The display elements may comprise organic
thin film electroluminescent elements, for example using polymer materials, or
else light emitting diodes (LEDs) using traditional III-V semiconductor
10 compounds. Recent developments in organic electroluminescent materials,
particularly polymer materials, have demonstrated their ability to be used
practically for video display devices. These polymer materials typically
comprise one or more layers of a semiconducting conjugated polymer
sandwiched between a pair of electrodes, one of which is transparent and the
15 other of which is of a material suitable for injecting holes or electrons into the
polymer layer.

The polymer material can be fabricated using a CVD process, or a spin
coating technique using a solution of a soluble conjugated polymer. Ink-jet
printing may also be used. Organic electroluminescent materials exhibit diode-
20 like I-V properties, so that they are capable of providing both a display function
and a switching function, and can therefore be used in passive type displays.
Alternatively, these materials may be used for active matrix display devices,
with each pixel comprising a display element and a switching device for
controlling the current through the display element.

25 Display devices of this type have current-driven display elements, so that
a conventional, analogue drive scheme involves supplying a controllable current
to the display element. It is known to provide a current source transistor as part
of the pixel configuration, with the gate voltage supplied to the current source
transistor determining the current through the display element. A storage
30 capacitor holds the gate voltage after the addressing phase.

Figure 1 shows a known active matrix addressed electroluminescent
display device. The display device comprises a panel having a row and column

matrix array of regularly-spaced pixels, denoted by the blocks 1 and comprising electroluminescent display elements 2 together with associated switching means, located at the intersections between crossing sets of row (selection) and column (data) address conductors 4 and 6. Only a few pixels are shown in the Figure for simplicity. In practice, there may be several hundred rows and columns of pixels. The pixels 1 are addressed via the sets of row and column address conductors by a peripheral drive circuit comprising a row, scanning, driver circuit 8 and a column, data, driver circuit 9 connected to the ends of the respective sets of conductors.

The electroluminescent display element 2 comprises an organic light emitting diode, represented here as a diode element (LED) and comprising a pair of electrodes between which one or more active layers of organic electroluminescent material is sandwiched. The display elements of the array are carried together with the associated active matrix circuitry on one side of an insulating support. Either the cathodes or the anodes of the display elements are formed of transparent conductive material. The support is of transparent material such as glass and the electrodes of the display elements 2 closest to the substrate may consist of a transparent conductive material such as ITO so that light generated by the electroluminescent layer is transmitted through these electrodes and the support so as to be visible to a viewer at the other side of the support.

Figure 2 shows in simplified schematic form a known pixel circuitry arrangement for providing voltage-programmed operation. Each pixel 1 comprises the EL display element 2 and associated driver circuitry. The driver circuitry has an address transistor 16 which is turned on by a row address pulse on the row conductor 4. When the address transistor 16 is turned on, a voltage on the column conductor 6 can pass to the remainder of the pixel. In particular, the address transistor 16 supplies the column conductor voltage to a current source 20, which comprises a drive transistor 22 and a storage capacitor 24. The column voltage is provided to the gate of the drive transistor 22, and the gate is held at this voltage by the storage capacitor 24 even after the row

address pulse has ended. The drive transistor 22 draws a current from the power supply line 26.

The drive transistor 22 in this circuit is implemented as a p-type TFT, so that the storage capacitor 24 holds the gate-source voltage fixed. This results in a fixed source-drain current through the transistor, which therefore provides the desired current source operation of the pixel.

The invention is concerned particularly with pixel configurations in which the power supply lines 26 are parallel to the column conductors 6, for example formed from the same metal layer. This metal layer is typically the top metal of the fabrication process, which can be thicker and therefore less resistive than the bottom metal layer usually used for forming the row conductors. The length of the power line is also then shorter for landscape displays, so that the voltage drops along the line will be lower, enabling larger displays to be fabricated.

If the pixel circuit of Figure 2 is modified to use vertical power lines, it will suffer severe cross-talk. In particular, the pixel operates by shutting off current supply to the display element while the data is stored in the pixel, and the data voltage stored is a voltage which is relative to the power supply line voltage. The shut off is carried out by the additional transistor 28 in the circuit of Figure 2, although other measures may be employed. For example, it has been proposed for the cathode voltage or the power supply line voltage to be switchable. As a result of the vertical power lines, the data voltage will be corrupted by power supply line voltage drops caused by other pixels in the column which are still drawing current along the resistive power line. This is seen visually as vertical cross talk.

Current mirror circuits do not suffer this drawback, as the power supply to the pixel can be continuous and does not need to be interrupted. For this reason, current mirror circuits are typically used for implementing pixel configurations with vertical power supply lines. These are current-addressed pixel circuits rather than voltage-addressed pixel circuits.

However, the driver circuitry and drive scheme is simpler for voltage-addressed pixels than for current-addressed pixels, and there remains a need

to solve the problem of vertical cross talk in a simple manner for voltage-addressed pixels using vertical power lines.

According to the invention, there is provided an active matrix
5 electroluminescent display device comprising an array of display pixels arranged in rows and columns, each pixel comprising:

an electroluminescent (EL) display element;

a drive transistor for driving a current from an associated power
supply line through the display element, each power line providing power to a
10 respective column of display pixels;

an address transistor for providing a pixel drive signal from a data
line to the gate of the drive transistor; and

an isolating transistor for isolating the drive transistor from the
display element,

15 wherein the device is operable in two modes, a first mode in which the isolating transistor isolates the drive transistor from the display element for each pixel, and pixel drive signals are provided to all pixels of the array in a row-by-row sequence, and a second mode in which the isolating transistor couples the drive transistor to the display element and current is driven through the
20 display elements.

In this display device, pixel drive signals are loaded into the display array in one phase, in a row by row manner. As the power supply lines are in columns, during loading of the pixel drive signals, a current is provided to only one pixel along the power supply line at a time. No current is drawn by any
25 display elements during this time, so that vertical cross talk is avoided. This enables pixel data to be stored accurately on the pixels.

The EL display element and the drive transistor are preferably connected in series between first and second power lines.

The isolating transistor is preferably connected between the display
30 element and the drive transistor.

Each pixel may further comprise a storage capacitor between the gate and source of the drive transistor. In this case, each pixel may further comprise

a light-dependent device for discharging the storage capacitor in dependence on the light output of the display element.

This optical feedback arrangement provides compensation for ageing of the display element characteristics. However, this also requires higher peak
5 (initial) currents to be drawn by the display elements.

To overcome the higher initial peak current, in the second mode, the isolating transistors for different rows of pixels can be turned on to couple the drive transistors to the display elements for rows of pixels in sequence. This enables the initial driving of pixels to be staggered, so that any column of pixels
10 (sharing a power supply line) has only one pixel drawing the peak initial current, and the total current drawn from the power supply always approximates to an average value.

The invention also provides a method of addressing the pixels of an active matrix electroluminescent display device, comprising an array of rows
15 and columns of display pixels, each comprising an electroluminescent (EL) display element and a drive transistor for driving a current through the display element, the method comprising:

in a first mode, isolating the drive transistor from the display element in each pixel, and providing pixel drive signals to all pixels of the array in a row-by-
20 row sequence; and

in a second mode, coupling the drive transistor to the display element in each pixel and driving current through the display elements by drawing current from a column power supply line through the drive transistor and the display element.

25 This method provides operation of a pixel circuit with column power supply lines which eliminates vertical cross talk.

In the second mode, the drive transistors can be coupled to the display elements for rows of pixels in sequence. This is particularly suitable for an optical feedback pixel, in which part of the light output from the display element
30 is used to control operation of the drive transistor. This drive scheme requires higher initial pixel drive currents, and by coupling the drive transistors to the

display elements for rows of pixels in sequence, these initial peak currents are staggered.

Examples of the invention will now be described in detail with reference
5 to the accompanying drawings, in which:

Figure 1 shows a conventional active matrix LED display;

Figure 2 shows a first known pixel layout for the display of Figure 1;

Figure 3 shows a first pixel layout of the invention;

Figure 4 shows a timing diagram for operation of the pixel layout of
10 Figure 3;

Figure 5 shows a known optical feedback pixel layout;

Figure 6 shows how the pixel layout of Figure 5 is modified in
accordance with the invention;

Figure 7 shows a timing diagram for operation of the pixel layout of
15 Figure 6; and

Figure 8 shows a modification to the pixel layout of the invention.

The invention provides an active matrix electroluminescent display
device having column power supply lines and in which the drive transistor of
20 each pixel is isolated from the display element during pixel programming. Pixel
programming is carried out for all pixels, row-by-row, before any display pixels
are driven. As the power supply lines are in columns and pixel programming is
row-by-row, during pixel programming a current is provided to only one pixel
along the power supply line at a time. No current is drawn by any display
25 elements during this time, so that vertical cross talk is avoided.

Figure 3 shows a pixel arrangement of the invention. The same
components as appearing in Figure 2 are given the same reference numbers.
As shown, each power line 26 provides power to a respective column of display
pixels. An isolating transistor 30 is provided between the drive transistor 22 and
30 the display element 2 for isolating the drive transistor from the display element.

The pixel is operable in two modes, and these are explained with reference to Figure 4, which is a timing diagram of the operation of the pixel circuit of Figure 3.

Plot 40 shows the field pulse, which separates the addressing of sequential frames of image data. Plots 42 show row address pulses, which are used to switch on the address transistors 16 for complete rows of pixels. A pulse represents an ON condition of the address transistor. Figure 4 shows the row address pulses for three rows, but of course all rows are addressed in sequence within the field period. Plot 44 shows the timing of operation of the isolation transistor 30.

A first mode 50 is a pixel programming mode. The isolating transistor 30 isolates the drive transistor 22 from the display element 2 for each pixel, and pixel drive signals are provided to all pixels of the array in a row-by-row sequence. As the power supply lines 26 are in columns, during loading of the pixel drive signals, a current is provided to only one pixel along the power supply line at a time. No current is drawn by any display elements during this time as a result of the isolating transistor, so that vertical cross talk is avoided. This enables pixel data to be stored accurately on the pixels.

A second mode 52 is a pixel drive mode. The isolating transistor 30 couples the drive transistor 22 to the display element 2 and current is driven through the display elements 2.

In the drive scheme of Figure 4, all of the pixels are driven at the same time

There have been proposals for voltage-addressed pixel circuits which compensate for the aging of the LED material. For example, various pixel circuits have been proposed in which the pixels include a light sensing element. This element is responsive to the light output of the display element and acts to leak stored charge on the storage capacitor in response to the light output, so as to control the integrated light output of the display during the address period. Figure 5 shows one example of known pixel layout for this purpose. Examples of this type of pixel configuration are described in detail in WO 01/20591 and EP 1 096 466.

In the pixel circuit of Figure 5, a photodiode 27 discharges the gate voltage stored on the capacitor 24. The EL display element 2 will no longer emit when the gate voltage on the drive transistor 22 reaches the threshold voltage, and the storage capacitor 24 will then stop discharging. The rate at which charge is leaked from the photodiode 27 is a function of the display element output, so that the photodiode 27 functions as a light-sensitive feedback device. It can be shown that the integrated light output, taking into the account the effect of the photodiode 27, is given by:

$$L_T = \frac{C_s}{\eta_{PD}} (V(0) - V_T) \quad \dots [1]$$

In this equation, η_{PD} is the efficiency of the photodiode, which is very uniform across the display, C_s is the storage capacitance, $V(0)$ is the initial gate-source voltage of the drive transistor and V_T is the threshold voltage of the drive transistor. The light output is therefore independent of the EL display element efficiency and thereby provides aging compensation. V_T does vary across the display, and various other techniques have been proposed for compensating for these threshold voltage variations.

As the light output decays in this circuit, high initial currents are required to achieve high initial brightness, which is then reduced by the optical feedback system to provide the desired average light output. This means that very large currents will flow along the power rows at the beginning of the pixel driving phase in the circuit of Figure 5, which worsens the problems described above of power line voltage drops.

In particular, the rows of pixels are conventionally addressed simultaneously, and in the conventional circuit of Figure 5, these pixels all draw high large initial currents at the same time from the same row power supply line.

For this reason, the use of vertical power lines is particularly desirable for optical feedback circuits of the type explained with reference to Figure 5. When using vertical power lines, and with row-by-row addressing of the pixels, the pixels in different rows are at different stages of the pixel drive cycle, so that the

pixels along a column are not drawing the high initial currents simultaneously.

The invention can be applied to such optical feedback circuits, again in order to overcome the vertical cross talk problems associated with column power supply lines. The circuit of Figure 5 is modified as shown in Figure 6 in accordance with the invention.

As shown in Figure 6, the isolation transistor 30 is again provided between the drive transistor 22 and the display element 2.

The drive scheme of Figure 4 requires modification for implementation with an optical feedback pixel. In Figure 4, the row-by-row driving of pixels is removed, and all pixels are driven simultaneously. Thus, at the beginning of the light emission phase 52, all pixels will initially be drawing the large currents. To overcome this problem, the light emission pulse 44 is staggered for different rows.

Figure 7 shows a timing diagram for the operation of the circuit of Figure 6 with this staggered light emission phase 52.

By staggering the starting time of the emission pulse 44 for the rows, the high initial currents drawn by the pixels in one row does not coincide with the high initial currents drawn by the pixels in another row. As a result, the total current drawn from the column power supply approximates to an average value of the pixel drive current.

This modification can be applied to all pixel designs and has benefits not only in the optical feedback implementation.

The drive scheme of the invention involves programming data into the pixels, followed by a short delay before the pixel drive phase. This delay is different for different rows, although less for the operation of Figure 7. It is important to prevent leakage discharging the storage capacitor, and an additional transistor 60 can be used for this purpose, as shown in Figure 8. As shown, the additional transistor can share the same control line as the isolating transistor.

This transistor stops leakage or dark currents in the photodiode from discharging the storage capacitor.

As mentioned above, compensation schemes have also been proposed for compensating for threshold voltage variations across the substrate. These schemes can be used to modify the pixel circuits and drive schemes described above. Different threshold voltage compensation schemes have been proposed for amorphous silicon and for polysilicon drive transistors. Amorphous silicon transistors suffer in particular from voltage stress-induced variations in threshold voltage, so that compensation is required over time. Polysilicon transistors suffer in particular from variations in threshold voltage over the substrate, but these remain fairly constant over time, so that initial compensation is required.

The invention can be applied to pixel circuits using n-type or p-type drive transistors, using any transistor technology, and using any appropriate additional compensation schemes for threshold voltage or for other compensation factors.

Other modifications will be apparent to those skilled in the art.

CLAIMS

1. An active matrix electroluminescent display device comprising an array of display pixels arranged in rows and columns, each pixel comprising:

5 an electroluminescent (EL) display element;

a drive transistor for driving a current from an associated power supply line through the display element, each power line providing power to a respective column of display pixels;

10 an address transistor for providing a pixel drive signal from a data line to the gate of the drive transistor; and

an isolating transistor for isolating the drive transistor from the display element,

15 wherein device is operable in two modes, a first mode in which the isolating transistor isolates the drive transistor from the display element for each pixel, and pixel drive signals are provided to all pixels of the array in a row-by-row sequence, and a second mode in which the isolating transistor couples the drive transistor to the display element and current is driven through the display elements.

20 2. A device as claimed in claim 1, wherein the EL display element and the drive transistor are connected in series between first and second power lines.

25 3. A device as claimed in claim 2, wherein the isolating transistor is connected between the display element and the drive transistor.

4. A device as claimed in any preceding claim, wherein the drive transistor is a polysilicon TFT.

30 5. A device as claimed in any preceding claim, wherein each pixel further comprises a storage capacitor between the gate and source of the drive transistor.

6. A device as claimed in claim 5, wherein each pixel further comprises a light-dependent device for discharging the storage capacitor in dependence on the light output of the display element.

5

7. A device as claimed in claim 6, wherein the light dependent device comprises a discharge photodiode.

8. A device as claimed in any preceding claim, wherein in the second mode, the isolating transistors for different rows of pixels are turned on to couple the drive transistors to the display elements for rows of pixels in sequence.

9. A method of addressing the pixels of an active matrix electroluminescent display device, comprising an array of rows and columns of display pixels, each comprising an electroluminescent (EL) display element and a drive transistor for driving a current through the display element, the method comprising:

10. in a first mode, isolating the drive transistor from the display element in each pixel, and providing pixel drive signals to all pixels of the array in a row-by-row sequence; and

in a second mode, coupling the drive transistor to the display element in each pixel and driving current through the display elements by drawing current from a column power supply line through the drive transistor and the display element.

25

10. A method as claimed in claim 9, wherein in the second mode, the drive transistors are coupled to the display elements for rows of pixels in sequence.

30

11. A method as claimed in claim 10, wherein, in the second mode, part of the light output from the display element is used to control operation of the drive transistor, thereby to implement an optical feedback control loop.

5 12. A method as claimed in claim 9, 10 or 11, wherein isolating the drive transistor from the display element for a pixel comprises turning off an isolating transistor between the display element and the drive transistor of the pixel.


ABSTRACT

LIGHT EMITTING DISPLAY DEVICES

An active matrix electroluminescent display device has power supply
5 lines (26) in the column direction. An isolating transistor (30) is provided for
isolating a drive transistor (22) of each pixel from the pixel display element (2).
The device is operable in two modes. In a first mode, the isolating transistor
(30) isolates the drive transistor (22) from the display element (2) for each pixel,
and pixel drive signals are provided to all pixels of the array in a row-by-row
10 sequence. In a second mode, the isolating transistor couples the drive
transistor to the display element and current is driven through the display
elements.


In this display device, pixel drive signals are loaded into the display
array in one phase, in a row by row manner. As the power supply lines are in
15 columns, during loading of the pixel drive signals, a current is provided to only
one pixel along the power supply line at a time. No current is drawn by any
display elements during this time, so that vertical cross talk is avoided. This
enables pixel data to be stored accurately on the pixels.

20 [Fig. 3]



PRIOR ART

FIG. 1



PRIOR ART

FIG. 2




FIG. 3





FIG. 4



PRIOR ART

FIG. 5




FIG. 6




FIG. 7




FIG. 8

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record.**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☒ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☒ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☒ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☒ **OTHER: _____**

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.